[fpc-devel] Code generator issue for Cortex-M0 chips in trunk
pascaldragon at googlemail.com
Fri Aug 8 13:57:08 CEST 2014
Am 08.08.2014 10:29 schrieb "Michael Ring" <mail at michael-ring.org>:
> There seems to be a bug in the codegenerator for armv6m thumb code.
> tst r0,#-2147483648
> is not valid armv6m assembler code, documentation says that tst only can
> TST Rn, Rm
> Rn Is the register holding the first operand. Rm The register to test
> In these instructions, Rn and Rm must only specify R0-R7.
> Could somebody please fix?
Maybe best report as a bug so that it isn't forgotten.
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the fpc-devel