mschnell at lumino.de
Wed Jul 4 10:43:43 CEST 2007
Felipe Monteiro de Carvalho wrote:
> What is the architecture of NIOS/2 ? Something standard or it has it's
> own design for opcodes, registers, etc?
It's a propriety design of Altera's and seems a little bit similar to ARM.
The NIOS is a very standard RISK processor with load/store architecture
(like ARM: there are only some dedicated instructions that can access
all arithmetics is done within the registers. <RA=RB+RC> or can use a
16 Bit immediate.
The return value of a call is in a dedicated register
It has 32 general purpose registers and no dedicated address registers.
It accesses 2 GB of Memory.
It can be configured is several ways (1, 5 or 6 stage pipeline, with our
without hardware mult, div, and other instructions
You can d/l the data sheet here:
or directly at
Look here for the NIOS Linux support:
go to http://www.niosforum.com/
create an account
after that you can d/l a Linux distribution including Eclipse based
(that need a working (and fitting version of the) Altera NIOS
development tools that can be loaded here:
The Altera tools can be used in a "Web edition" testing mode for free.
To create a sell product to be distributed you need an appropriate license.
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the fpc-devel